CY7B9920-2SC

Mfr. #:: CY7B9920-2SC
制造商:: Cypress Semiconductor
描述:: Low Skew Clock Buffe
生命周期:: 制造商新产品。
数据表:: CY7B9920-2SC 数据表
交货:: DHL FedEx Ups TNT EMS
支付:: T/T Paypal Visa MoneyGram Western Union
ECAD Model:
更多信息:: CY7B9920-2SC 更多信息 CY7B9920-2SC Product Details

产品属性
属性值

制造商: 柏

产品分类: 集成电路芯片

Tags: CY7B9920-2, CY7B9920, CY7B992, CY7B99, CY7B9, CY7B, CY7

Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1:
Vacuum Packaging with PL

Step2:
Anti-Static Bag

Step3:
Packaging Boxes

CY7B9920-2SC 描述

***ponent Stockers USA: 7B SERIES PLL BASED CLOCK DRIVER 8 TRUE OUTPUT(S) 0 INVERTED OUTPUT(S) PDSO24

***et: PLL TURBO CLOCK 24 SOIC

***i-Key: IC CLK BUFF SKEW 8OUT 24SOIC

***or: PLL CLOCK DRIVER

***el Nordic: Contact for details

***ponent Stockers USA: 7B SERIES PLL BASED CLOCK DRIVER 8 TRUE OUTPUT(S) 0 INVERTED OUTPUT(S) PDSO24

***S: French Electronic Distributor since 1988

***i-Key: IC CLK BUFF SKEW 8OUT 24SOIC

***eco: TIMING DEVICE - ROBO JR.

***or: PLL CLOCK DRIVER

***el Nordic: Contact for details

***et Europe: Zero Delay PLL Clock Buffer Single 15MHz to 80MHz 24-Pin SOIC

***ure Electronics: CY7B9910 Series 8 Output 5 V 80 MHz Low Skew Clock Buffer SMT - SOIC-24

***ow.cn: Clock Generator 15MHz to 80MHz-IN 80MHz-OUT 24-Pin SOIC Tube

***ponent Stockers USA: 7B SERIES PLL BASED CLOCK DRIVER 8 TRUE OUTPUT(S) 0 INVERTED OUTPUT(S) PDSO24

***et: Zero Delay PLL Clock Buffer Single 15MHz to 80MHz 24-Pin SOIC

***i-Key: IC CLK BUFF SKEW 8OUT 24SOIC

***or: PLL CLOCK DRIVER

***el Nordic: Contact for details

***roFlash: PLL Clock Synthesizer Single 24-Pin SOIC T/R

*** Electronic Components: Clock Synthesizer / Jitter Cleaner VIDEO CLOCK SYNTHESI ZER W/I2C PROGRAMMAB

***egrated Device Technology: Video Clock Synthesizer With I2C Programmable Delay

***emi: Phase - Frequency Detector, Differential, ECL, 3.3 V / 5.0 V

***ser: Amplifiers- Audio 3.3V/5V ECL Diff Phase Freq. Detector

***et: Frequency Detector 20-Pin SOIC W Rail

***i-Key: IC DETECT PHASE FREQ ECL 20SOIC

***ponent Stockers USA: 100EL SERIES LOW SKEW CLOCK DRIVER 4 TRUE OUTPUT(S) 0 INVERTED OUTPUT(S) PDSO20

***et: Clock Generator 20-Pin SOIC W Rail

***th Star Micro: The MC100EL38 is a low skew divide by 2 divide by 4/6 clock generation chip designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other therefore the common output edges are all precisely aligned. The device can be driven by either a differential or single-ended ECL or if positive power supplies are used PECL input signal. The VBB pin an internally generated voltage supply is available to this device only. For single-ended input conditions the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used decouple VBB and VCC via a 0.01 F capacitor and limit current sourcing or sinking to 0.5 mA. When not used VBB should be left open. The common enable (ENbar) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock therefore all associated specification limits are referenced to the negative edge of the clock input. The Phase_Out output will go HIGH for one clock cycle whenever the divide by 2 and the divide by 4/6 outputs are both transitioning from a LOW to a HIGH. This output allows for clock synchronization within the system. Upon startup the internal flip-flops will attain a random state; therefore for systems which utilize multiple EL38s the master reset (MR) input must be asserted to ensure synchronization. For systems which only use one EL38 the MR pin need not be exercised as the internal divider design ensures synchronization bet

Market price

型号	制造商	描述	库存	价格
CY7B9920-2SC	Cypress Semiconductor	Low Skew Clock Buffer RoHS: Not Compliant	51	1000:$4.5300 500:$4.7700 100:$4.9600 25:$5.1700 1:$5.5700
CY7B9920-2SCT	Cypress Semiconductor	Low Skew Clock Buffer RoHS: Not Compliant	72	1000:$4.5700 500:$4.8100 100:$5.0000 25:$5.2200 1:$5.6200
CY7B9920-2SC	Cypress Semiconductor		27

相关产品

图片	型号	描述
	Mfr.#: CY7B9911V-5JXC OMO.#: OMO-CY7B9911V-5JXC	Phase Locked Loops - PLL 3.3V 110MHz 8 TTL Programable COM
	Mfr.#: CY7B994V-5AXI OMO.#: OMO-CY7B994V-5AXI	Phase Locked Loops - PLL 3.3V 200MHz 18 IND Programable
	Mfr.#: CY7B9945V-2AXCT OMO.#: OMO-CY7B9945V-2AXCT	Phase Locked Loops - PLL 3.3V 200MHz 10 COM Programable
	Mfr.#: CY7B994V-5BBXI OMO.#: OMO-CY7B994V-5BBXI	Phase Locked Loops - PLL 3.3V 200MHz 18 IND Programable
	Mfr.#: CY7B994V-5BBXC OMO.#: OMO-CY7B994V-5BBXC	Phase Locked Loops - PLL 3.3V 200MHz 18 COM Programable
	Mfr.#: CY7B991-7JI OMO.#: OMO-CY7B991-7JI-CYPRESS-SEMICONDUCTOR	IC CLK BUFFER 8:8 80MHZ 32PLCC
	Mfr.#: CY7B991V-7JCT OMO.#: OMO-CY7B991V-7JCT-CYPRESS-SEMICONDUCTOR	IC CLK BUFFER 8:8 80MHZ 32PLCC
	Mfr.#: CY7B992-7JC OMO.#: OMO-CY7B992-7JC-CYPRESS-SEMICONDUCTOR	Programmable Skew Clock Buffe
	Mfr.#: CY7B995 OMO.#: OMO-CY7B995-CYPRESS-SEMICONDUCTOR	全新原装
	Mfr.#: CY7B9945V-2AXC OMO.#: OMO-CY7B9945V-2AXC-CYPRESS-SEMICONDUCTOR	Phase Locked Loops - PLL 3.3V 200MHz 10 COM Programable