OMO ElectronicOMO Electronic
Expand menu
0 购物车

ADF4196BCPZ-RL7

ADF4196BCPZ-RL7
Mfr. #:
ADF4196BCPZ-RL7
制造商:
Analog Devices Inc.
描述:
Phase Locked Loops - PLL 6GHz ultra fast settling Fractional-N PL
生命周期:
制造商新产品。
数据表:
ADF4196BCPZ-RL7 数据表
交货:
DHL FedEx Ups TNT EMS
支付:
T/T Paypal Visa MoneyGram Western Union
ECAD Model:
更多信息:
ADF4196BCPZ-RL7 更多信息 ADF4196BCPZ-RL7 Product Details
产品属性
属性值
制造商：
模拟设备公司
产品分类：
锁相环 - PLL
RoHS：
Y
类型：
分数-N
电路数量：
1
最大输入频率：
6 GHz
电源电压 - 最大值：
3.3 V
电源电压 - 最小值：
2.7 V
最低工作温度：
- 40 C
最高工作温度：
+ 85 C
安装方式：
贴片/贴片
包装/案例：
LFCSP-32
打包：
卷轴
系列：
ADF4196
品牌：
模拟设备公司
开发套件：
EV-ADF4196SD1Z
工作电源电流：
68 mA
产品类别：
PLL - 锁相环
出厂包装数量：
1500
子类别：
无线和射频集成电路
Tags
ADF419, ADF41, ADF4, ADF
Service Guarantees

We guarantee 100% customer satisfaction.

Quality Guarantees

We provide 90-360 days warranty.

If the items you received were not in perfect quality, we would be responsible for your refund or replacement, but the items must be returned in their original condition.
Our experienced sales team and tech support team back our services to satisfy all our customers.

we buy and manage excess electronic components, including excess inventory identified for disposal.
Email us if you have excess stock to sell.

Email: [email protected]

Step1: Vacuum Packaging with PL
Step1:
Vacuum Packaging with PL
Step2: Anti-Static Bag
Step2:
Anti-Static Bag
Step3: Packaging Boxes
Step3:
Packaging Boxes
***ical
Clock Generator 400MHz to 6GHz-IN 750MHz-OUT 32-Pin LFCSP EP T/R
***et
PLL Frequency Synthesizer Single 32-Pin LFCSP EP T/R
***log Devices
The ADF4196 frequency synthesizer can be used to implement local oscillators (LO) in the upconversion and downconversion sections of wireless receivers and transmitters. Its architecture is specifically designed to meet the GSM/EDGE lock time requirements for base stations, and the fast settling feature makes the ADF4196 suitable for pulse Doppler radar applications. The ADF4196 consists of a low noise, digital phase frequency detector (PFD) and a precision differential charge pump. A differential amplifier converts the differential charge pump output to a single-ended voltage for the external voltage controlled oscillator (VCO). The sigma-delta (Σ-Δ) based fractional interpolator, working with the N divider, allows programmable modulus fractional-N division. Additionally, the 4-bit reference (R) counter and on-chip frequency doubler allow selectable reference signal (REFIN) frequencies at the PFD input. A complete phase-locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and a VCO. The switching architecture ensures that the PLL settles within the GSM time slot guard period, removing the need for a second PLL and associated isolation switches. This decreases the cost, complexity, PCB area, shielding, and characterization found on previous ping-pong GSM PLL architectures. Applications GSM/EDGE base stations PHS base stations Pulsed Doppler radar Instrumentation and test equipment Beam-forming/phased array systems
ADF4196 Fractional-N PLLs Frequency Synthesizers
Analog Devices ADF4196 Fractional-N PLLs Frequency Synthesizers implement local oscillators (LO) in the up-conversion and down-conversion sections of wireless transmitters and receivers. ADF4196's design meets the GSM/EDGE lock-time requirements for base stations. The series's fast settling capability makes the ADF4196 well-suited for pulse Doppler radar applications. The design includes a low-noise, digital phase frequency detector (PFD) and a precision differential charge pump. ADF419's differential amplifier converts the output of the differential charge pump to a single-ended voltage for the external voltage-controlled oscillator (VCO). The sigma-delta (Σ-Δ) based fractional interpolator, in conjunction with the N divider, enables programmable modulus fractional-N division. Designers can implement a complete phase-locked loop (PLL) if the synthesizer is used with a VCO and an external loop filter. ADF419's switching architecture ensures that the PLL settles within the GSM time-slot guard period. This switching architecture eliminates the need for a second PLL and associated isolation switches. The fractional-N PLL architecture decreases the complexity, PCB area, shielding, and characterization compared to previous ping-pong GSM PLL architectures.Learn More
RF, Microwave & Millimeter Wave ADI SLP
型号 制造商 描述 库存 价格
ADF4196BCPZ-RL7
DISTI # ADF4196BCPZ-RL7-ND		Analog Devices Inc6GHZ ULTRA FAST SETTLING FRACTIO
RoHS: Compliant
Min Qty: 1500
Container: Tape & Reel (TR)		Temporarily Out of Stock
  • 1500:$12.4355
ADF4196BCPZ-RL7
DISTI # 584-ADF4196BCPZ-RL7		Analog Devices IncPhase Locked Loops - PLL 6GHz ultra fast settling Fractional-N PL
RoHS: Compliant		0
  • 1500:$11.4500
图片 型号 描述
ADF4196BCPZ

Mfr.#: ADF4196BCPZ

OMO.#: OMO-ADF4196BCPZ

 Phase Locked Loops - PLL 6GHz ultra fast settling Fractional-N PL
ADF4196BCPZ-RL7

Mfr.#: ADF4196BCPZ-RL7

OMO.#: OMO-ADF4196BCPZ-RL7

 Phase Locked Loops - PLL 6GHz ultra fast settling Fractional-N PL
ADF4196BCPZ

Mfr.#: ADF4196BCPZ

OMO.#: OMO-ADF4196BCPZ-ANALOG-DEVICES-INC-ADI

 Phase Locked Loops - PLL
ADF4196BCPZ-RL7

Mfr.#: ADF4196BCPZ-RL7

OMO.#: OMO-ADF4196BCPZ-RL7-ANALOG-DEVICES-INC-ADI

 Phase Locked Loops - PLL
可用性
库存:
Available
订购:
5000
输入数量:
ADF4196BCPZ-RL7的当前价格仅供参考，如果您想获得最优惠的价格，请提交查询或直接发送电子邮件至我们的销售团队[email protected]
从...开始
最新产品
More Newest Products
Top